Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

set_disable_timing

Altera_Forum
Honored Contributor II
1,623 Views

I have a combinational timing loop I want to get rid of in my timing path. When a generate a clock to clock report, this shows up in the report, 

"LOOP ; 17 ; LCCOMB_X16_Y58_N4 ; i_MPBLOCK_CUSTOM|u_mse2|u_dst_fsm|adr_reg_nxt~0|combout" 

 

I try running this from a tcl script: 

"set_disable_timing -from i_MPBLOCK_CUSTOM|u_mse2|u_dst_fsm|adr_reg_nxt~0|combout *" 

 

On the tcl console I see this: 

"Warning: Cannot find the specified edge." 

 

What do I need to put in for arguments to get TimeQuest to accept the set_disable_timing command?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
848 Views

The set_disable_timing is only a "band-aid" until I figure out how to get rid of the loop in rtl.  

 

Does anyone have any advice on how to analyze the loop? I see it in the timing report and can trace it in the netlist, but it is very large and I am having difficulty converting the synthesized names to rtl net names. Is there some way to match the "loop" that shows up in the timing report with the rtl?
0 Kudos
Reply