Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

signal tap error

Altera_Forum
Honored Contributor II
1,128 Views

i am getting the below error, how to resolve? 

Error: Port "pre_syn.bp.UI_PM_CNTROLER_VALID_SPI" does not exist in the interface of the partition "F1_PM_HANDLER:PM_HANDLER_INST", but another partition attempted to connect to it
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
396 Views

Any news about your problem? 

 

Is this signal listed in SignalTap? If yes, I suppose, it is read. Why don't you delete that signal and choose another one?
0 Kudos
Reply