Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

signal tap error

Altera_Forum
Honored Contributor II
‎05-14-2013 05:31 AM
1,143 Views

i am getting the below error, how to resolve? 

Error: Port "pre_syn.bp.UI_PM_CNTROLER_VALID_SPI" does not exist in the interface of the partition "F1_PM_HANDLER:PM_HANDLER_INST", but another partition attempted to connect to it
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-17-2013 08:22 AM
411 Views

Any news about your problem? 

 

Is this signal listed in SignalTap? If yes, I suppose, it is read. Why don't you delete that signal and choose another one?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.