- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi
I need storing 1024 bits in a memory, i chose FIFO, i have 8 input bits in parallel with a speed of 100msps, the dates must be storing in a vector, i have tried to do it but i have had some errors i'll be very gratefull if someone help or give me some ideas thanks :)Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
How do you synchronize I/O data with rd/wr signals?
The latter are both driven with a constant 10MHz clock! Moreover: what's the point in duplicating data on 2 FIFOs?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I synchronize rd/wr signals using a PLL, it has two outputs and have a speed of 10MHz one of them is conecting at an inversor , the first output is used by the rd signal and the other one is used by the wr signal.
The two FIFOs are using because while the first is reading the another is writing so there aren't data's lost this design is only one idea I don't have experience in FIFO's memories so if you have ideas you can tell me, the main goal is storing 1024 bits in a memory, i have 8 input bits in parallel with a speed of 100msps, the dates must be storing in a vector Thanks so much!!!- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I mean you must synchronize your input data with the write signal, otherwise you'll occasionally store invalid data into the fifo. Infact, if input data changes asynchronously, the write signal could latch some bits of the previous state and some bits of the new one, thus leading to corrupted data.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page