Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17247 Discussions

storing in a Fifo using megawizard tool

Altera_Forum
Honored Contributor II
1,320 Views

Hi 

I need storing 1024 bits in a memory, i chose FIFO, i have 8 input bits in parallel with a speed of 100msps, the dates must be storing in a vector, i have tried to do it but i have had some errors i'll be very gratefull if someone help or give me some ideas 

 

thanks :)
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
639 Views

How do you synchronize I/O data with rd/wr signals? 

The latter are both driven with a constant 10MHz clock! 

Moreover: what's the point in duplicating data on 2 FIFOs?
0 Kudos
Altera_Forum
Honored Contributor II
639 Views

I synchronize rd/wr signals using a PLL, it has two outputs and have a speed of 10MHz one of them is conecting at an inversor , the first output is used by the rd signal and the other one is used by the wr signal. 

The two FIFOs are using because while the first is reading the another is writing so there aren't data's lost  

this design is only one idea I don't have experience in FIFO's memories so if you have ideas you can tell me, the main goal is storing 1024 bits in a memory, i have 8 input bits in parallel with a speed of 100msps, the dates must be storing in a vector  

Thanks so much!!!
0 Kudos
Altera_Forum
Honored Contributor II
639 Views

I mean you must synchronize your input data with the write signal, otherwise you'll occasionally store invalid data into the fifo. Infact, if input data changes asynchronously, the write signal could latch some bits of the previous state and some bits of the new one, thus leading to corrupted data.

0 Kudos
Reply