Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

the value of burstcount signal

Altera_Forum
Honored Contributor II
‎09-28-2011 02:02 PM
1,525 Views

Hi everyone, 

 

I'm new to Qsys, and I have a naive question about burstcount signal: 

What's the value of burstcount when the typical read and write transfer(not burst transfers) is used? Is it 1? 

 

regards, 

zhangfeng
0 Kudos

Link Copied

4 Replies
Altera_Forum
Honored Contributor II
‎09-28-2011 07:38 PM
799 Views

That is correct, to drive a signal beat transaction you post a burst count of 1. If you don't plan on using bursting then you don't need to include the burst count signal.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-28-2011 11:38 PM
799 Views

 

--- Quote Start ---  

That is correct, to drive a signal beat transaction you post a burst count of 1. If you don't plan on using bursting then you don't need to include the burst count signal. 

--- Quote End ---  

 

Thanks for you reply. 

I did't find this point in Avalon Interface Specification, could you show me some references? 

 

regards, 

zhangfeng
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-29-2011 07:45 PM
799 Views

Section 3 of the Avalon spec would be the most useful part. Unfortunately the signal table doesn't list what signals are optional anymore. Section 3.5.4 seems to provide the most useful information. If you don't need to burst then simply don't include the burst signal in your master/slave interface.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-30-2011 12:25 AM
799 Views

Thanks for your suggestion.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.