Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

ultrasonic sensor in VHDL

Altera_Forum
Honored Contributor II
4,590 Views

hi everyone, i have some problems in testing the following code, by knowing that i found this code in this forums, can anybody test it and tell me if he found the same problems and how to solve it. 

the code is in site https://github.com/xesscorp/xula/blo...lib/hcsr04.vhd (https://github.com/xesscorp/xula/blob/master/fpga/xula_lib/hcsr04.vhd) and thnx in advance. 

 

[h=1][/h]
0 Kudos
9 Replies
Altera_Forum
Honored Contributor II
1,793 Views

Instead of expecting others to do your work for you, why not tell us what problems you are having?

0 Kudos
Altera_Forum
Honored Contributor II
1,793 Views

 

--- Quote Start ---  

Instead of expecting others to do your work for you, why not tell us what problems you are having? 

--- Quote End ---  

 

i'am not telling you to do my work i'am just asking if have a problems in compiling the program, and depend on your answer i will know what is the problem, and sorry for disturbing you sir.
0 Kudos
Altera_Forum
Honored Contributor II
1,793 Views

What problems are you having with it?

0 Kudos
Altera_Forum
Honored Contributor II
1,793 Views

Please be specific on the question, that will save your time & you can expect a quick response.

0 Kudos
Altera_Forum
Honored Contributor II
1,793 Views

 

--- Quote Start ---  

Please be specific on the question, that will save your time & you can expect a quick response. 

--- Quote End ---  

 

hi, sorry for being too late, i have this problems when compiling the previous VHDL code http://www.alteraforum.com/forum/attachment.php?attachmentid=12276&stc=1 :(:confused::confused:
0 Kudos
Altera_Forum
Honored Contributor II
1,793 Views

The problem is that Quartus is made by altera for altera parts. The code you have downloaded is for a Xilinx board.

0 Kudos
Altera_Forum
Honored Contributor II
1,793 Views

 

--- Quote Start ---  

The problem is that Quartus is made by altera for altera parts. The code you have downloaded is for a Xilinx board. 

--- Quote End ---  

 

really!!!!!!! but how to know that is in xillinix, it is possible to modified it to altera vhdl?????
0 Kudos
Altera_Forum
Honored Contributor II
1,793 Views

Its in the Xula repository, and with 30s of searching I found it had a Xilinx chip. 

What gave it away from your post was the failure to find the UNISIM library - which is a Xilinx primitives simulation library. 

 

To get it working for Altera, you'll have to strip out all references to UNISIM. 

If all you want is this one file - just delete the unisim library.
0 Kudos
Altera_Forum
Honored Contributor II
1,793 Views

:)thnx for helping me i appreciate that, i will try to modify it and see if i get any result. :) 

--- Quote Start ---  

Its in the Xula repository, and with 30s of searching I found it had a Xilinx chip. 

What gave it away from your post was the failure to find the UNISIM library - which is a Xilinx primitives simulation library. 

 

To get it working for Altera, you'll have to strip out all references to UNISIM. 

If all you want is this one file - just delete the unisim library. 

--- Quote End ---  

0 Kudos
Reply