undefined variables or signals using timing simulation

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

undefined variables or signals using timing simulation

1,214 Views

Hi,

I'm confronted with a strange problem.

I use modelsim altera starter edition to simulate my project.

When i make a fonctionnal simulation there is absolutely no problem.

But when i try to simulate the project with a timing simulation, a few variables or signals have some bits undefined.

For exemple i see : \Reception|v_wordRX_val\: UUUUU0UUU

The defined bits change according to the program and undefined bits stay undefined.....

All my variables are initialized at the begin of each process ( for example : VARIABLE v_wordRx_idCarte : STD_LOGIC_VECTOR(7 downto 0) := (others => '0');

I worked around that by forcing the values of these variables or signals directly in modelsim but im not sure, it's acceptable.

And i definitely don't see the origin of that problem.

Thanks for your answers !

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.