Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16603 Discussions

vector_add example - Not using DSP blocks

Altera_Forum
Honored Contributor II
976 Views

Hello Everyone, 

 

I am trying to analyze the resource usage of opencl "vector_add.cl" example.  

 

aoc -c vector_add.cl -report 

 

+--------------------------------------------------------------------+ 

; Estimated Resource Usage Summary ; 

+----------------------------------------+---------------------------+ 

; Resource + Usage ; 

+----------------------------------------+---------------------------+ 

; Logic utilization ; 17% ; 

; ALUTs ; 12% ; 

; Dedicated logic registers ; 7% ; 

; Memory blocks ; 12% ; 

; DSP blocks ; 0% ; 

+----------------------------------------+---------------------------; 

 

From this report, it is not using any of the DSP blocks available in FPGA. How to use DSP blocks? 

 

Thanks 

Pavan
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
272 Views

The DSP blocks on your FPGA do not support floating-point addition and hence, they cannot be used in the vector add example. Only the DSPs in Arria 10 and above support floating-point addition.

0 Kudos
Reply