Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

vhdl programming

Altera_Forum
Honored Contributor II
2,285 Views

During the calculations of the two results, the 4 seven segment displays must show 0000. 

1) I have two 7 bit binary outputs(image and word comparison) from scale 100 which are the results of my program. The 3 Seven segment displays from right must show one of the two 7 bit binary numbers in decimal(or unsigned) .Every 3 seconds FPGA will show one of the two numbers. First will show the image percentage and after 3 seconds the word percentage or you can use two switches for the two numbers.In the first seven segment display from the left it will be the number of the choice for example 1 is for image comparison number and 2 for the word comparison number. The other 3 displays will show the decimal number from scale of 100.(0-100). 

for example the 4 seven segment displays show this "1050" the 1 in the left is the choice (image) and 050 is the (image) result in decimal or unsigned. 

2)Or that i described above with two 6 bit binary numbers I rerange them from scale 32 to scale 100.(..decoding) 

I did the second with the two 6 bit numbers it decodes the 6 bit number and the choice. 

I am using a counter that counts from 0-63 and so the choice it depends on the 6th bit of the counter.The 6bit goes to a muxs with expansion and so after goes to this decoding. 

 

I would like to hear any suggestions or corrections! 

code:  

 

http://pastebin.com/8aazjBd0 

 

any help would be appreciate!
0 Kudos
10 Replies
Altera_Forum
Honored Contributor II
1,553 Views

What problems are you having?

0 Kudos
Altera_Forum
Honored Contributor II
1,553 Views

 

--- Quote Start ---  

What problems are you having? 

--- Quote End ---  

 

 

Hi please check again my post! FPGA shows two results simultaneously.. (it shows 0000 and a number behind.)
0 Kudos
Altera_Forum
Honored Contributor II
1,553 Views

Where is the testbench? have you simulated this design?

0 Kudos
Altera_Forum
Honored Contributor II
1,553 Views

I uploaded check link http://pastebin.com/u2dr2tqf

0 Kudos
Altera_Forum
Honored Contributor II
1,553 Views

Delete this thread as the question is not answered!

0 Kudos
Altera_Forum
Honored Contributor II
1,553 Views

Threads are never deleted. Someone may be able to help in future. 

But you never really specified what the problem was, or posted code, or the testbench code - so how do you expect people to post:
0 Kudos
Altera_Forum
Honored Contributor II
1,553 Views

I found what the problem was. Even so my description is not well written so noone will understand .

0 Kudos
Altera_Forum
Honored Contributor II
1,553 Views

Then why not post the solution here, and maybe a better description..

0 Kudos
Altera_Forum
Honored Contributor II
1,553 Views

 

--- Quote Start ---  

Then why not post the solution here, and maybe a better description.. 

--- Quote End ---  

 

I don't know well english to post a better description.
0 Kudos
Altera_Forum
Honored Contributor II
1,553 Views

I did post the code with the problem but after i removed it because it has so many views but nobody actually answered me.

0 Kudos
Reply