Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

warning "Rule c104" from sync chain (3x DFF)

Altera_Forum
Honored Contributor II
‎03-23-2011 08:57 AM
1,498 Views

i get the following warning: rule c104: clock signal source should drive only input clock ports (design assistant rule). 

 

from a synchronization chain of 3 DFF's. Why is this? Is it false warning or something wrong with the design? I thought it's according to Alterra recommendation. 

Using MAX II device. Quartus II 9.1. 

 

file:///C:/DOCUME%7E1/E5900538/LOCALS%7E1/Temp/moz-screenshot.png
Preview file
13 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.