Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
Re: what is the difference between "system view" and "standalone view" design environment views while configuring PCIe express stratix 10 IP on the pl...
17267 Discussions
what is the difference between "system view" and "standalone view" design environment views while configuring PCIe express stratix 10 IP on the platform designer?
That notes i seen but pratically not found any difference.I believe either of the setting wont effect me, while i try to integrate different components n build an soc followed by generation of hdl and compiling soc . Right?
