Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15544 Discussions

what is the difference between "system view" and "standalone view" design environment views while configuring PCIe express stratix 10 IP on the platform designer?

anilinintel
Beginner
1,047 Views

I enabled one and then other, but found no difference in Quartus prime pro Edition 18.1.0 .

0 Kudos
3 Replies
KhaiChein_Y_Intel
120 Views

 

The Standalone environment refers to the IP being in a standalone state where all its interfaces are exported.

The System environment refers to the IP being instantiated in a Platform Designer system.

 

Reference:

https://www.intel.com/content/www/us/en/programmable/documentation/sox1520633403002.html

anilinintel
Beginner
120 Views

That notes i seen but pratically not found any difference.I believe either of the setting wont effect me, while i try to integrate different components n build an soc followed by generation of hdl and compiling soc . Right?​

KhaiChein_Y_Intel
120 Views

Please allow me some time to check on this

Reply