Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

why my .vhd file is time-limited?

Altera_Forum
Honored Contributor II
‎12-27-2009 02:58 PM
1,692 Views

hello, 

i am using quartusII 8.1 web edition and i have got licence of it. but i am unable to generate netlist output, the following message appears: 

Error: Can't generate netlist output files because the file "D:/Project/sopc_builder/cpu_0.vhd" is an OpenCore Plus time-limited file 

how can i solve this problem???
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-28-2009 04:15 AM
645 Views

I think your crack file has some problem!

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-30-2009 01:37 AM
645 Views

I also had a similiar problem but I did not need SOPC just a level below for my custom code. I set the current design to the lower level and was able to generate the gatelevel netlist for that level of hierarchy. 

Hope that helps.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.