Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
331 Discussions

Accessing the Global Timer from the FPGA (Cyclone V SoC)?

Rink
Novice
634 Views

Is it possible for the FPGA logic side to access the Global Timer?

Does it involve a memory-access via the FPGA–to–HPS bridge perhaps?

I am interested in capturing the value to resolve event timing across the FPGA and HPS boundaries?

Thanks!

0 Kudos
1 Reply
Fawaz_J_Intel
Employee
262 Views

Hello,

Are you trying to access a register from HPS?

You can access any register in HPS by FPGA master through f2h bridge.

If you are trying to access a memory location, say for example your HPS will write a data to memory location, you can access this location by FPGA master through f2sdram bridge.

 

Thanks

Reply