Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

ELF download failure

jackhab
New Contributor I
542 Views

We are seeking for ideas with the following issue we have on Cyclone V.

 

We have a project in development where adding Altera PIO (and sometimes other MM-slaves) breaks the ability to load ELF into NIOS memory (both DDR and on-chip):

 

$ nios2-download -g --instance 0 --device 1 --cable USB-Blaster[USB-0] c13_commit_C3.elf

Using cable "USB-Blaster [USB-0]", device 1, instance 0x00

Pausing target processor: not responding.

Resetting and trying again: FAILED

Leaving target processor paused

 

The NIOS is visible on JTAG chain and the memory map is exactly the same as in the working version.

 

How can such JTAG download problem be debugged?

 

0 Kudos
6 Replies
jhold7
Beginner
479 Views

Error Running Nios II Project: Downloading ELF Process failed

Description

If the Nios II processor’s 

cpu.data_master

 

 port is not connected to all program memories (memories to which the .elf file is downloaded) the software project fails to run on Nios II hardware.

Failure to connect 

cpu.data_master

 to all program memories is a design error that the Nios II Software Build Tools (SBT) does not detect.

Workaround/Fix

Connect 

cpu.data_master

 to all program memories.

 

Isaac_V_Intel
Employee
479 Views

Hi Jesson,

 

Please make sure you have connected Nios debug reset output back to nios reset input QSYS. 

 

See figure 2 in following document as example: 

 

https://www.altera.com/en_US/pdfs/literature/ug/ug_nios2_flash_programmer.pdf

 

Best regards,

Isaac.

 

Isaac_V_Intel
Employee
479 Views

Hi Jesson,

 

Did you solve your issue? Let me know please.

 

Best regards.

Isaac.

AElia3
Beginner
479 Views

Yes, we've solved the issue. It was caused by a bug in FPGA design not related to JTAG, the problem with NIOS was only a symptom of another issue.

NithinGowda
Employee
340 Views

Hi,

I am having same issue. Can you brief on how you solved it with NIOS ?

Thank you

Isaac_V_Intel
Employee
475 Views

I’m glad that your question has been addressed. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Isaac_V_intel


Reply