Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
312 Discussions

Greetings, After compiling the top level module , The compilation report shows no hardware percentage consumption.

Zeid
Beginner
486 Views

checking intel.PNGintel community.PNGa BDF ( schematic is provided ) with some editing due to the sensitivity of the design, in addition to the report also after compilation the report is not showing the registers used in this hierarchical design. this is the second time am facing this problem. 

 

Thanks in advance

0 Kudos
0 Replies
Reply