Greetings, After compiling the top level module , The compilation report shows no hardware percentage consumption.

Intel® SoC FPGA Embedded Development Suite

Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems

Greetings, After compiling the top level module , The compilation report shows no hardware percentage consumption.

685 Views

a BDF ( schematic is provided ) with some editing due to the sensitivity of the design, in addition to the report also after compilation the report is not showing the registers used in this hierarchical design. this is the second time am facing this problem.

Thanks in advance

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.