Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
573 Discussions

Having problem in writing to the EPCQ-L512 sectors follow by sectors erase

SLoi0
Beginner
‎06-13-2019 05:47 PM
1,655 Views

I am having problem in writing to the EPCQ-L512 sectors follow by sectors erase.  I was able to write follow by bulk erase but not sectors erase. Writing to sectors follow by sectors erase worked in EPCQ-512 but not in EPCQ-L512.

0 Kudos

Link Copied

4 Replies
ShafiqY_Intel
Employee
‎06-20-2019 03:20 AM
1,287 Views

Hi SLoi0,

 

May I know which IP your are using?

 

Thanks

0 Kudos
Copy link
SLoi0
Beginner
‎06-20-2019 06:28 PM
1,287 Views

I am using Serial Flash Loader IP in Arria 10 Soc. Thanks,

0 Kudos
Copy link
ShafiqY_Intel
Employee
‎07-09-2019 05:14 AM
1,287 Views

Hi SLoI0,

 

I'm apologize for late reply. Somehow, I didn't get your reply notification.

Have you able to solve this issue?

 

 

0 Kudos
Copy link
SLoi0
Beginner
‎07-09-2019 04:43 PM
1,287 Views

Yes, I was able to get it to work after I used the "Flag Status Register[7]" instead of "Status Register[0] as an erase/write completion indicator"

Status Register[0] (05h) - One of the following operation is in progress:

  • Write Status Register
  • Write NVCR
  • Write Bytes
  • Erase

Flag Status Register[7] (70h) - Indicates whether one of the following operation is in progress:

  • Write Status Register
  • Write NVCR
  • Write Bytes
  • Erase

What is the different between the two ?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.