Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
445 Discussions

Not able to boot the HPS after changing read CAS latency of DDR3

VenkateshSathar
New Contributor I
892 Views

image1.png

 

The above is the ddr config we kept

Previously our CAS latency for read for our DDR3(MT41J128M16JT-125) in our board connected to ARRIA10 SOC (10as016e4f27e3sg) is 11 and we tried to change it to 7 and then that bin file onwards our soc stopped booting and the log is attached.

 

The thing we want to confirm is will there be any effect of this on the ddr read and which affects the arm boot.

 

0 Kudos
1 Solution
BoonT_Intel
Moderator
659 Views

Hi Sir, Incorrect CAS latency setting might cause the DDR calibration fail. However, from the log file, I don't see any failure include the booting also seem successful.

View solution in original post

0 Kudos
1 Reply
BoonT_Intel
Moderator
660 Views

Hi Sir, Incorrect CAS latency setting might cause the DDR calibration fail. However, from the log file, I don't see any failure include the booting also seem successful.

0 Kudos
Reply