Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
573 讨论

Not able to boot the HPS after changing read CAS latency of DDR3

VenkateshSathar
新分销商 I
1,497 次查看

image1.png

 

The above is the ddr config we kept

Previously our CAS latency for read for our DDR3(MT41J128M16JT-125) in our board connected to ARRIA10 SOC (10as016e4f27e3sg) is 11 and we tried to change it to 7 and then that bin file onwards our soc stopped booting and the log is attached.

 

The thing we want to confirm is will there be any effect of this on the ddr read and which affects the arm boot.

 

0 项奖励
1 解答
BoonT_Intel
主持人
1,264 次查看

Hi Sir, Incorrect CAS latency setting might cause the DDR calibration fail. However, from the log file, I don't see any failure include the booting also seem successful.

在原帖中查看解决方案

0 项奖励
1 回复
BoonT_Intel
主持人
1,265 次查看

Hi Sir, Incorrect CAS latency setting might cause the DDR calibration fail. However, from the log file, I don't see any failure include the booting also seem successful.

0 项奖励
回复