hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
505 Diskussionen

Strange simulation problem (3-bit adder work, 4+ bit adder not work)

KerCrafter
Einsteiger
455Aufrufe

Hi all

I've identified a strange behaviour in Simulation. Not sure if it my implementation or if it specific to the simulation.

I've a counter implemented with a Binary Adder to perform X + 1 operation.
with 3-bit binary adder its work, more than 4-bit I detect an X + 2 operation (or two X + 1).

I've create a test bench only for component implement this Adder, it appear correct. but my " End to End " test bench fails.


This project is published in Github and I've made a markdown description with screenshots + explainations of the Test Flow, here : FPGA-LEDs-Racer-/docs/sim_counter_problem.md at main · KerCrafter/FPGA-LEDs-Racer-

 

Thanks

0 Kudos
4 Antworten
KerCrafter
Einsteiger
376Aufrufe

After few experimentations, I've isolate the breakpoint.


it work fine with 14 LEDs, and problem appears from 15 LEDs are implemented. These 2 test cases are 4-bit binary adder.

ShengN_Intel
Mitarbeiter
315Aufrufe

Hi,


Probably the overflow issue. If for 3-bit binary adder, use 7 leds got any issue?

For 15 and onwards leds, if use larger bit binary adder got any issue?

Probably need to take some precautious to take care the overflow issue.


Thanks,

Regards,

Sheng


KerCrafter
Einsteiger
284Aufrufe

Hi Sheng,

I've create a test bench specificly for the WS2812B Driver, it's really correct, I've stress tested with +5000 WS2812B LEDs.
I don't know why my end to end test bench fails, then I've test independently each components around...
I think a solution to continue to develop the features could be isolate the 'WS2812B Driver' of this Project.

In all case, from the FPGA device (Cyclone IV E - DE0 Nano) it seems work correctly.

But I think I continue to monitor this issue.

 

Thx

ShengN_Intel
Mitarbeiter
257Aufrufe

Hi,


Understood that. You may open a new thread if need more help.


Thanks,

Regards,

Sheng


Antworten