Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
305 Discussions

Timer watchdog is not reset the nios.

YBoro
Beginner
765 Views

Hi,

I want to add a watchdog with timer to my project.

I added to platform design the timer and the configuration i set is in pic1.

After I generated the HDL file, i added InitTimer_1(); function in C platform in pic 2.

In addition, every 10ms i am writing to period registers (pic3) as said in the user guide(pic4).

I did a while (1) loop in order to stuck the program. But there is no reset.

I know this because in the while loop i blink a LED on my board so the program still running and didnt restart?

Please advise.

thanks.

 

pic1:

PIC1.PNG

pic 2:

PIC2.PNG

 

pic3:

PIC3.PNG

 

pic4:

PIC4.PNG

 

 

 

0 Kudos
1 Reply
Ahmed_H_Intel1
Employee
395 Views

Hi,

I see you are connecting the reset_request signal to the same timer reset pin. It will keep resetting the timer itself. If you need for example to reset the NIOS you must connect it to the NIOS II reset pin or you can reset the main CLK if you want.

Regards,

 

Reply