Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
305 Discussions

Unable to Compile FPGA-to-HPS Bridge Design Example for CV SoC DevKit Rev E baremetal project in Eclipse on Windows 10 Machine.

MHada
Beginner
509 Views

Hi,

 

I downloaded the following project for Cyclone V SOC Development Kit:-

 

FPGA-to-HPS Bridge Design Example for CV SoC DevKit Rev E

and programmed the FPGA using .sof file on my kit which is done successfully.

 

However, when I try to compile the software project in eclipse on my Windows 10 machine, it gives the following error attached in the image file.

 

Why is such error here? How do I remove this error?

 

Error.PNG

 

 

 

 

 

0 Kudos
3 Replies
MHada
Beginner
213 Views

I am unable to find cycloneV_hps_arm_a9_0.h

 

Where can it be found? Please inform.

 

Also please let us know as to why this problem is coming?

EBERLAZARE_I_Intel
213 Views

Hi,

 

Can you rebuild the project by following the steps below from page 26 to page 29:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_soc_eds.pdf#page=26

 

 

EBERLAZARE_I_Intel
213 Views

Hi,

 

Have you try rebuilding the project following the steps above?

 

I did face the similar error when using a prebuilt project, thus I attempt to rebuild the project and it does removes the error.

Reply