Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
446 Discussions

Use the adder on cyclone V FPGA board

kgrcfff
Beginner
629 Views

Hello,

    I am working on implementing a TDC using the Cyclone V FPGA board and I have referred to some papers that suggest using two adders in the LUT to construct a carry chain.  Therefore, I have been trying to write a Verilog code that allows my FPGA to generate a carry chain composed of adders.

    However, I have tried various adder implementations, including build a full adders with gate level and calling various adders from the IP catalog, but they are easily optimized into hardware structures composed of look-up tables during fitter operation.  This makes it difficult for me to implement my TDC paper.

    I would like to ask if there is any way to directly use the adder in LAB.  I have read the Designing with Low-Level Primitives datasheet provided by Intel (attached), but this datasheet does not mention any low-level primitives related to adders. Therefore, I would like to inquire where I can obtain important information.

螢幕擷取畫面 2023-05-11 220353.png

Additionally, I am aware that other delay elements can be used, but I want to use adders to construct my TDC because other delay elements have a minimum delay time of around 300ps, while using adders as delay elements results in a delay time of approximately 20ps, which is significantly different from other delay elements.

I would greatly appreciate it if you could help me solve this problem. Thank you!

0 Kudos
4 Replies
Nurina
Employee
593 Views

Hello,


Thank you for using Intel Communities.

Please allow some time while I investigate your problem.

As it is Friday, please expect a response after the weekend.


Thank you,

Nurina


0 Kudos
Nurina
Employee
561 Views

Hello,


What is TDC? Time to digital converter? Is this something you are trying to design?

I would suggest to write a Verilog code for the carry chain composed of adders and use these settings:


If these doesn't help, could you share your code so I can try from my end?


Thanks,

Nurina


0 Kudos
Nurina
Employee
536 Views

Hello,


Do you have any updates?


Regards,

Nurina


0 Kudos
Nurina
Employee
520 Views

Hello,


We have not received a reply from you. As such, I now transition this thread to community support. If you have a new question, Feel free to open a new thread or login to ‘ https://supporttickets.intel.com ’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Best regards,

Nurina



0 Kudos
Reply