Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
573 Discussions

Where is cv_bsp_generator.py

rdb9878
Beginner
‎01-23-2023 12:34 PM
4,458 Views

Trying to follow the steps for building u-boot/bootloader from here:

 

https://www.rocketboards.org/foswiki/Documentation/BuildingBootloaderCycloneVAndArria10

 

It gets to a step where it calls a python script cv_bsp_generator.py, claiming it's in this directory:

 

$TOP_FOLDER/cv_soc_devkit_ghrd/software/bootloader/u-boot-socfpga/arch/arm/mach-socfpga/cv_bsp_generator

But that directory doesn't exist in the repo. 

 

Where is cv_bsp_generator.py?

0 Kudos

Link Copied

21 Replies
rdb9878
Beginner
‎03-06-2023 06:19 AM
401 Views
In response to EBERLAZARE_I_Intel

Is there any update on this? I'm asking about the basic required steps needed to start doing application SW programming. If I can't get the HPS system to boot up and run any code, then the FPGA is a paper weight. No idea why Intel invested so little into developing and maintaining guides/scripts on how to accomplish this. I had your competitor's SoC FPGAs running custom SW in a single day.

Can you PLEASE give me the step by step terminal commands you used to build the SPL???????

In response to EBERLAZARE_I_Intel
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.