Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
437 Discussions

a new component in Qsys desire to make addition of two inputs, with one output (results). I connected these two slaves (inputs) to h2f_lw_master_hps to be able to access to their IP address and give some inputs, the problem is: (please see the details)

KBill3
Beginner
699 Views

i added a new component in Qsys project, this new component is to calculate the sum of two inputs (two slaves) and result (one output - master). I connected these two slaves to the ''h2f_lw_master_hps'' to be able to access to their ''IP addresses'' (give some inputs). The problem is:

how can i find the corresponding ''IP addresses'' of these two slaves and one master (output)?

i am using cyclone V hardware processor system.

Thanks in advance.

0 Kudos
2 Replies
Kenny_Tan
Moderator
353 Views
You can look into the address map by view -> address map.
0 Kudos
Kenny_Tan
Moderator
353 Views
any further question?
0 Kudos
Reply