Intel® SoC FPGA Embedded Development Suite
Support for SoC FPGA Software Development, SoC FPGA HPS Architecture, HPS SoC Boot and Configuration, Operating Systems
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
320 Discussions

a new component in Qsys desire to make addition of two inputs, with one output (results). I connected these two slaves (inputs) to h2f_lw_master_hps to be able to access to their IP address and give some inputs, the problem is: (please see the details)

KBill3
Beginner
521 Views

i added a new component in Qsys project, this new component is to calculate the sum of two inputs (two slaves) and result (one output - master). I connected these two slaves to the ''h2f_lw_master_hps'' to be able to access to their ''IP addresses'' (give some inputs). The problem is:

how can i find the corresponding ''IP addresses'' of these two slaves and one master (output)?

i am using cyclone V hardware processor system.

Thanks in advance.

0 Kudos
2 Replies
Kenny_Tan
Moderator
175 Views
You can look into the address map by view -> address map.
Kenny_Tan
Moderator
175 Views
any further question?
Reply