Items with no label
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
3338 Discussions

Frame Queue Size in RealSense Viewer

ASriv7
New Contributor I
‎07-13-2018 02:50 PM
2,810 Views
Solved Jump to solution

Is it possible to change the frame queue size in the RealSense Viewer?

0 Kudos
1 Solution
MartyG
Honored Contributor III
‎07-13-2018 02:57 PM
1,808 Views
Solved Jump to solution

The documentation on frame buffering management in SDK 2.0 says that queue size can be changed with scripting by setting the 'Capacity' parameter.

https://github.com/IntelRealSense/librealsense/wiki/Frame-Buffering-Management-in-RealSense-SDK-2.0# latency-vs.-performance Frame Buffering Management in RealSense SDK 2.0 · IntelRealSense/librealsense Wiki · GitHub

I could not find a way to set it within the RealSense Viewer.

View solution in original post

0 Kudos
Copy link

Link Copied

1 Reply
MartyG
Honored Contributor III
‎07-13-2018 02:57 PM
1,809 Views
Solved Jump to solution

The documentation on frame buffering management in SDK 2.0 says that queue size can be changed with scripting by setting the 'Capacity' parameter.

https://github.com/IntelRealSense/librealsense/wiki/Frame-Buffering-Management-in-RealSense-SDK-2.0# latency-vs.-performance Frame Buffering Management in RealSense SDK 2.0 · IntelRealSense/librealsense Wiki · GitHub

I could not find a way to set it within the RealSense Viewer.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.