How to assess ECC single bit detection, correction and reporting and multi bit detection and reporting is functioning with S5500WB and Xeon X5675

Items with no label

How to assess ECC single bit detection, correction and reporting and multi bit detection and reporting is functioning with S5500WB and Xeon X5675

329 Views

I have not been able to see ecc errors reported in the latest linux kernel running i7core_edac drivers.

I am triggering ecc errors by shorting memory pins 2 and 3 on the motherboard. (for more info on this please see: https://www.vusec.net/projects/eccploit/)

On AMD systems this technique works like a charm so I know I am doing it correctly. However try as I might nothing shows up in the OS.

I am using the most recent BIOS version.

Does anyone have an idea how to become notified when ECC errors occur? The SEL viewer route does not work for me because it is simply not practical and I have not figured out how to log into BMC (version 0.33) and configure alerting if at all possible.

Does anyone have some advice please on how to proceed?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.