Mobile and Desktop Processors
Intel® Core™ processors, Intel Atom® processors, tools, and utilities
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
16847 Discussions

Question for Intel Lane Margining Tool

JShin
Beginner
‎05-19-2020 02:33 AM
2,894 Views

Hi ,

I want to test Gen4 SSD using intel Lane Margin Tool.

Could u answer my question? 

 

1. MAX Margin Offset

 - Is there any way to change the max margin offset whether or not Lane margin tool is used?

 - We want to chage lane margin capability

 

2. Pass/ fail criteria

 - Could you let us know if there is pass/fail criteria ? 

 

 

 

 

 

 

 

 

0 Kudos

Link Copied

2 Replies
ElizabethJ_C_Intel
Employee
‎06-01-2020 05:06 PM
2,825 Views
  1. Capabilities cannot be changed. These are defined by the vendor.
  2. There is not a pass/fail criteria.
0 Kudos
Copy link
alexliewkh
Beginner
‎10-06-2020 12:04 AM
2,765 Views
In response to ElizabethJ_C_Intel

Hi Elizabeth,

Like you said, there is no pass/fail criteria in LMT, but what is main purpose of getting the timing and voltage margins of the PCIe devices?
What are the timing and voltage margin stands for?

In response to ElizabethJ_C_Intel
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.