Mobile and Desktop Processors
Intel® Core™ processors, Intel Atom® processors, tools, and utilities
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
16847 Discussions

baytrail

QDinh
Beginner
‎08-09-2016 11:50 AM
1,864 Views

I'd like to know if there's any documentation to explain how to adjust/tuning the DDR timing of Baytrail E38xx? I mean to adjust Tsu and Th of DQ/DQS vs. CLK. I currently use Baytrail_FSP_Goldx package for Bios/Uboot but there's no document or explain how to access the register block to adjust the DDR timing. Appreciated if you can point me a direction.

Thx,

Quinn

0 Kudos

Link Copied

1 Reply
idata
Employee
‎08-10-2016 01:05 PM
1,022 Views

Hello, Quinn:

The best support for this feature is provided by https://software.intel.com/en-us/forum Forums , please try posting your inquiry here. This forum is open for the developer community to support architect/developer questions regarding this platform.

Regards,

Amy.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.