Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Address Span Extender

Altera_Forum
Honored Contributor II
‎11-30-2017 10:08 AM
2,001 Views

Hi All, 

I have 8Gb ddr4 and that is connected to 4gb h2f axi master. For this configuration ,how much slave address span and expanded master address span. 

Please anyone guide me. Information provided in the address span extender is not understandable. 

 

 

Data flow direction H2F AXI MASTER <--> Address Span Extender <--> Altera DDR4 Controller <--> DDR4  

 

 

Thanks & Regards 

Venkat
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-10-2017 11:42 AM
793 Views

Hi  

 

For 8Gb DDR4 it should be above 64bits. 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.