Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12674 Discussions

Avalon bridge accross fpgas using Dual Clock FIFOs and Alt-LVDS

Altera_Forum
Honored Contributor II
‎02-21-2013 07:27 PM
987 Views

Post moved to the general forum..

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-21-2013 07:29 PM
312 Views

Oops. I thought I was in the General Altera discussion. Not the NIOS General discussion.  

 

Can't find any way to move/delete and post it there.. 

 

Zubair
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.