Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

AvalonMM Pipeline Bridge

PMice
Beginner
‎03-05-2019 03:08 PM
1,394 Views

I am using the AvalonMM Pipeline Bridge to connect different custom blocks.

 

I do not see the Avalon MM Pipeline Bridge Driver in Eclipse after the Quartus compilation and after I regenerate the bsp.

 

Moreover the system.h does not include base address for the AvalonMM Pipeline Bridge.

Quartus 17.1Pro device Arria10

 

Do you have any explanation?

 

 

Best Regards,

Paolo.

0 Kudos

Link Copied

2 Replies
GuaBin_N_Intel
Employee
‎03-13-2019 09:49 AM
946 Views
No, we don't need any API to operate or control that bridge. It just helps to transfer from master to slave module seamlessly. You can refer to Qsys system .qsys or <qsys system name>.html to find out the bridge base address.
0 Kudos
Copy link
PMice
Beginner
‎03-13-2019 10:01 AM
946 Views

Thank you for the explanation.

Best regards,

Paolo.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.