Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Byte enable : Example vhdl code

Altera_Forum
Honored Contributor II
‎11-30-2006 10:26 AM
1,330 Views

Hello all, 

 

 

 

I want to use byte-enable signal for burst mode transfer to and from my custom logic. 

 

Will you please, give me a sample vhdl code that uses byte-enable signal? 

 

Thank you, 

Shrikant
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-01-2006 05:13 PM
490 Views

Not that this is the easiest example but if you want to see a bursting slave that uses byte enables check out the DDR controller in the standard or full featured designs for the 2c35 (Cyclone II) or 2s60N (Stratix II) boards. 

 

Or you can read this: 

 

http://www.altera.com/literature/manual/mnl_avalon_spec.pdf (http://www.altera.com/literature/manual/mnl_avalon_spec.pdf)
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.