Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 토론

C2H hardware acceleration tutorial problem

Altera_Forum
명예로운 기여자 II
1,257 조회수

Hello, I'm attempting to run the c2h FFT hardware acceleration tutorial as described in: http://www.altera.com/literature/tt/tt_nios2_c2h_accelerating_tutorial.pdf 

 

Upon building the project I get the following error message: 

Severity and Description Path Resource Location Creation Time Id 

C2H C2H ERROR: connect_variable pragma for accelerator_optimized_fft/BufferedRealCalcDataRead specified module BufferRAM1, which does not exist. at file: , line: c2h_fft line 0 1259519543367 136 

 

Since the description tells me that the error occurs at line 0, I cleaned the project, which didn't fix the error. 

I've followed the tutorial precisely, and properly named the BufferRAM1, but still the same error message. 

Can anyone give me some insight? 

Thanks in advance.
0 포인트
2 응답
Altera_Forum
명예로운 기여자 II
382 조회수

Did u manage to get it working , did you had any issues with the results ? am getting on wrong results ?

0 포인트
Altera_Forum
명예로운 기여자 II
382 조회수

hey, 

 

I got the same problem that you use to have. 

can you please tell me how you fixed it?
0 포인트
응답