Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Can I simulation Nios II in modelsim?

Altera_Forum
Honored Contributor II
‎10-23-2009 02:26 AM
1,587 Views

Hi, 

 

I am new and learning up on Nios II.  

 

I designed a simple system using the SOPC builder and I tried simulating it in Modelsim to see how the generated system works. 

 

However, I found out that the generated file cpu.v does not contain verilog but instead something gibberish or maybe encrypted.  

 

Is there a way around this? Or how do I simulate the generated files in Modelsim?
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎10-23-2009 04:08 AM
446 Views

Hi 

 

You can find the information regarding Nios II simulation.  

 

http://www.altera.com/literature/an/an351.pdf  

 

Regards, 

Hardik Sheth
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-23-2009 03:32 PM
446 Views

Thanks! I also found that documentation shortly after.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.