Hi,
I am new and learning up on Nios II.
I designed a simple system using the SOPC builder and I tried simulating it in Modelsim to see how the generated system works.
However, I found out that the generated file cpu.v does not contain verilog but instead something gibberish or maybe encrypted.
Is there a way around this? Or how do I simulate the generated files in Modelsim?
