Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Custom Logic Integration

Altera_Forum
Honored Contributor II
1,293 Views

Hey all, 

 

I've got some custom logic with memory allocation, that is addressable through a NIOS II avalon entity. When executing code from within uClinux I notice strange behavior when writing to this area. When I carry out a write, I observe (through various probing techniques) a read being issued first. I'm assuming the kernel generates this. 

 

Can someone explain why this would be and if the preceding read can be avoided? 

 

Thanks again for any and all help, 

Matt
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
619 Views

Good flow of traffic lately, so I'll give this one more shot... 

~Bump 

http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/unsure.gif
0 Kudos
Altera_Forum
Honored Contributor II
619 Views

 

--- Quote Start ---  

originally posted by keplin@Apr 28 2006, 04:12 AM 

hey all, 

 

i&#39;ve got some custom logic with memory allocation, that is addressable through a nios ii avalon entity. when executing code from within uclinux i notice strange behavior when writing to this area. when i carry out a write, i observe (through various probing techniques) a read being issued first. i&#39;m assuming the kernel generates this. 

 

can someone explain why this would be and if the preceding read can be avoided? 

 

thanks again for any and all help, 

matt 

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=14776) 

--- quote end ---  

 

--- Quote End ---  

 

Did you use uncached I/O access or address?
0 Kudos
Altera_Forum
Honored Contributor II
619 Views

Brilliant!!! I changed the address MSB of all my memory accesses through this custom logic to 1 to bypass data cache, and now everything is happy. 

 

Thanks Hippo!
0 Kudos
Reply