Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Custom Logic Integration

Altera_Forum
名誉分销商 II
1,289 次查看

Hey all, 

 

I've got some custom logic with memory allocation, that is addressable through a NIOS II avalon entity. When executing code from within uClinux I notice strange behavior when writing to this area. When I carry out a write, I observe (through various probing techniques) a read being issued first. I'm assuming the kernel generates this. 

 

Can someone explain why this would be and if the preceding read can be avoided? 

 

Thanks again for any and all help, 

Matt
0 项奖励
3 回复数
Altera_Forum
名誉分销商 II
615 次查看

Good flow of traffic lately, so I'll give this one more shot... 

~Bump 

http://forum.niosforum.com/work2/style_emoticons/<#EMO_DIR#>/unsure.gif
0 项奖励
Altera_Forum
名誉分销商 II
615 次查看

 

--- Quote Start ---  

originally posted by keplin@Apr 28 2006, 04:12 AM 

hey all, 

 

i&#39;ve got some custom logic with memory allocation, that is addressable through a nios ii avalon entity. when executing code from within uclinux i notice strange behavior when writing to this area. when i carry out a write, i observe (through various probing techniques) a read being issued first. i&#39;m assuming the kernel generates this. 

 

can someone explain why this would be and if the preceding read can be avoided? 

 

thanks again for any and all help, 

matt 

<div align='right'><{post_snapback}> (index.php?act=findpost&pid=14776) 

--- quote end ---  

 

--- Quote End ---  

 

Did you use uncached I/O access or address?
0 项奖励
Altera_Forum
名誉分销商 II
615 次查看

Brilliant!!! I changed the address MSB of all my memory accesses through this custom logic to 1 to bypass data cache, and now everything is happy. 

 

Thanks Hippo!
0 项奖励
回复