Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

DDR3 "verify fail" when applying little modifications in Qsys

Altera_Forum
Honored Contributor II
‎07-15-2014 12:48 PM
1,365 Views

Hi , 

 

I have designed a NIOS II-e based system running on DDR3 memory and the system works fine but when I do small modifications in QSys (eg. add an interval timer) in some cases I face "verify failed" when programming NIOS2. 

 

My platform is Stratix IV Development Kit. NIOS II processor is connected to DDR3 controller reset and clock(afi_half_clock: 75Mhz).  

 

Thanks in advance
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-21-2014 12:58 PM
707 Views

I'm having the same problem with DE4 board when using DDR2 memory for instrucion of NIOS. Could you solve the problem?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.