Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

DMA

Altera_Forum
Honored Contributor II
1,144 Views

Hello!  

I'm developing my custom peripheral component, wich operates with standard DMA from SOPC Builder. DMA should send data from SDRAM to my component. When my pheripheral component set to 1 endofpacket signal, transmition stops. But when my peripheral set to 0 endofpacket and set to 1 readyfordata nothing is happened. Why? How my component can continue data transmition? 

Thanks a lot!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
449 Views

If the DMA controller is set up to stop on end-of-packet then you have to restart the DMA operation by setting the "GO" bit in the control register. You would normally do this from the CPU although I suppose any component that's an Avalon master could access the DMA controller's registers. 

 

Andrew
0 Kudos
Altera_Forum
Honored Contributor II
449 Views

Thank you, Andrew, I settle this problem

0 Kudos
Reply