Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

DS-5 Configuration / Toolchain

Altera_Forum
Honored Contributor II
‎10-09-2016 12:04 PM
1,199 Views

Hello Guys, 

 

I have downloaded the DS-5 that comes with Evaluation version of EDS and the Lite Edition. I want to compile the spi (https://www.altera.com/content/dam/altera-www/global/en_us/others/support/examples/soc/altera-socfpga-hardwarelib-spi-cv-gnu.tar.gz) example that Altera provides in soc design examples (https://www.altera.com/support/support-resources/design-examples.html#soc-design-examples). I went through the example but it doesn't showing anything about configuring the DS-5 and precisely choosing the tool-chain. I tried to find the cross compiler that is shown in Makefile of the example "arm-altera-eabi" but I couldn't find it. Also when I compile the example it shows me many errors "make errors and g++ and gcc path error".  

 

If anyone could assist me to find it or find a right way that lead to compile the example, it would be appreciated.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.