Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Errors while running Nios configurations

Altera_Forum
Honored Contributor II
‎04-07-2011 11:11 AM
1,601 Views

Hello, 

 

I am a beginner in designing NIOS system and I have designed a system based on the "Video and Image Processing Example Design (AN-427)" and adapted it to the development board I am using (DE2-115). 

In Quartus II (64-bit version 10.1, service pack 1), using the SOPC builder I made a nios system with on-chip memory, jtag UART, system ID peripheral, video and image processing modules and SDRAM Controller (I also used an external PLL with a phase-shift of -3ns). 

 

The generation of this system is successfull and the compilation in Quartus too. (But I have some critical warnings about "timing requirements not met"!) 

 

 

After, using NIOS II 10.1 SBT, I built the C code for the nios which is successful. 

Then when I am running the configuration to the processor on my DE2-115 board, I got many errors and I have no idea how to solve them. 

 

Here is the list of those: 

SOPC design not set. 

CPU module not set. 

The SOPC design does not contain a CPU of a supported architecture. 

CPU architecture type not set. 

 

And this end by the following error: 

"Verify failed between address 0x30000 and 0x33117". 

(the on-chip memory address is from 0x20000 to 0x3387f). 

 

 

I don't understand if the critical warning I have in Quartus is related to the failure in Nios II. As I understand reading similar topic in the forum, "Downloading ELF Process failed" is related to bad timing in the design. 

If this is the case, I do not understand how to solve those timing problem and need some help with that. 

 

Also the NIOS II errors I have about the SOPC and CPU not set are strange as I am using the same method as before and I already succeed in make NIOS program work. 

 

Does somebody know how I could solve those problems? 

 

Thanks, Meach.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-07-2011 03:58 PM
827 Views

Have you tried to generate the SOPC and then compile your Quartus Design, download to the FPGA and then build/run Nios project? 

It's just an idea, I had a similar error once.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-07-2011 04:07 PM
827 Views

Hi Codina, 

Yes I did that. Quartus compilation is successfull (besides the timing requirements) and downloading to the FPGA is working as well. Building the Nios is fine too but the crash occur while running it. 

 

I will first try to get rid of those critical warning in Quartus and see if something change. 

Meach
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.