Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12618 Discussions

Fail to generate a boot loader with QSPI Flash

GSite
Novice
3,173 Views

I tried a lot of ways to download uboot to QSPI FLASH through the directive of quartus_hps. However, there will be errors.

Error:Not able to halt CPU 0

Error:Fail to write 1 of DWORD(s) to address 0xFFD13000 through CPU 0

Error:Fail to set non-secure transcation for register 0xFFD13000

What should I do?

6 Replies
AnandRaj_S_Intel
Employee
2,321 Views

Hi,

 

Refer the link below which may help in debug

https://www.youtube.com/watch?v=5qxyEaO8C5o

https://rocketboards.org/foswiki/Documentation/GSRD131QspiProgram

 

Best Regards,

Anand Raj Shankar

(This message was posted on behalf of Intel Corporation)

 

0 Kudos
GSite
Novice
2,321 Views

​Thanks for your reply,I have learned the tutorial refer to https://rocketboards.org/foswiki/Documentation/A10Gsrd170QspiBoot

but I did not solve this problem.I designed a board using ARRIA10 SOC.When I download uboot to QSPI FLASH,The error information is shown in the figure1.Then I debug bootloader using ARM DS-5.The error information is shown in the figure2. What should I do? 

1.PNG2.PNG

0 Kudos
GSite
Novice
2,321 Views
​Thanks for your reply,I have learned the tutorial refer to https://rocketboards.org/foswiki/Documentation/A10Gsrd170QspiBoot but I did not solve this problem.I designed a board using ARRIA10 SOC.When I download uboot to QSPI FLASH,The error information is shown in the figure1.Then I debug bootloader using ARM DS-5.The error information is shown in the figure2. What should I do? 2018年10月30日 祝好! 郭玥 On 10/30/2018 16:52,Intel Forums<supportreplies@intel.com> wrote: Hi, Refer the link below which may help in debug https://www.youtube.com/watch?v=5qxyEaO8C5o https://rocketboards.org/foswiki/Documentation/GSRD131QspiProgram Best Regards, Anand Raj Shankar (This message was posted on behalf of Intel Corporation) Anand Raj Shankar (Intel) Hi, Refer the link below which may help in debug https://www.youtube.com/watch?v=5qxyEaO8C5o https://rocketboards.org/foswiki/Documentation/GSRD131QspiProgram Best Regards, Anand Raj Shankar (This message was posted on behalf of Intel Corporation) or reply to this email Original post GSite (Customer) asked a question. Saturday, 2018年10月27日 AM10:06 Fail to generate a boot loader with QSPI Flash I tried a lot of ways to download uboot to QSPI FLASH through the directive of quartus_hps. However, there will be errors. Error:Not able to halt CPU 0 Error:Fail to write 1 of DWORD(s) to address 0xFFD13000 through CPU 0 Error:Fail to set non-secure transcation for register 0xFFD13000 What should I do? Anand Raj Shankar (Intel) Hi, Refer the link below which may help in debug https://www.youtube.com/watch?v=5qxyEaO8C5o https://rocketboards.org/foswiki/Documentation/GSRD131QspiProgram Best Regards, Anand Raj Shankar (This message was posted on behalf of Intel Corporation) Tuesday, 2018年10月30日 PM4:52 You're receiving emails when someone "Comments on my posts." To change or turn off Forums email, log in as 300001501521@intel.com.isvc. Are notifications about this post getting annoying? Reply to this email with the word " mute ". For Privacy and Legal notices, please visit these links: http://www.intel.com/privacy, https://www.intel.com/content/www/us/en/legal/terms-of-use.html.
0 Kudos
AKb
Beginner
2,321 Views

have u selected the correct msel settings to boot from qspi?

 

0 Kudos
gbuskirk
Beginner
2,061 Views

Were you able to make any progress on this?  I'm getting the very same responses, trying to load U-Boot to a QSPI device with quartus_hps.  The FPGA has configured properly from it's own QSPI device.  The HPS has its QSPI device where U-Boot should load from.  I have confirmed BSEL is pulled up and down to BSEL[2:0] = 0x6 (1.8V QSPI).

0 Kudos
gbuskirk
Beginner
2,002 Views

First, confirm that you have pullup resistors (1KOhm) to 1.8VDC (VDD_IO) on HPS_nPOR and HPS_nRST pins.

0 Kudos
Reply