Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Comunicados
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Sucesso! Subscrição adicionada.
Sucesso! Subscrição removida.
Desculpe, você precisa verificar para concluir esta ação. Clique no link de verificação no seu e-mail. Você pode reenviar por meio de seu
perfil.
Whenever I try to run a functional simulation a window pops up with a loading bar and works fine for a while. Then when it's about one eighth of the way in progress it gets stuck. It says that it is gernerating netlist.
Are you using VWF or native link?Attache the image or project with information like tools & IP's used and steps followed for simulation.
Try by Enabling functional simulation, by clicking on assignments->settings->EDA TOOLS SETTINGS->simulation->More EDA Netlist Writer Settings, and turn on Generate netlist for functional simulation only.
