Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12748 Discussions

Interniche IP stack performance

Altera_Forum
Honored Contributor II
1,263 Views

Hello all, 

 

Was wondering if anyone has characterized the performance of the interniche IP stack throughout it's various configurations (full tcp/ip udp/ip, only upd etc) and been able to show performance gains in tuning... I am considering hw acceleration and am wondering if I will be able to tweak the system for performance (running straight udp - as stripped down as possible, with full 65,507 byte data fields) in order to avoid my next step. I'm running a gigabit link thru tse - wondering what kind of MBpS I can expect at best case... also any input on the parameters to change would be. 

 

Thanks - Chris
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
515 Views

There is an Altera app note that does list various speeds over different RAM and hardware checksumming methods. We chose to use lwIP because it's faster (I don't have exact numbers but I know it to be faster) and because lwIP doesn't require uC/OS-II. Whereas Interniche "superloop" mode is hard to get running and barely documented, lwIP has an efficient "RAW API" mode that does support a superloop type of mode. lwIP also has a netconn API as well as a BSD mostly-compatible socket API. 

 

Bill
0 Kudos
Reply