Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

Interrupt signal generation

Altera_Forum
Honored Contributor II
‎06-19-2010 08:59 AM
1,080 Views

Hello,  

 

I was thinking to disable the IRQ generation from interval timer core whenever counter reaches zero. I want to do it via writing to ITO bit of control register. I am not sure if this is the best way. Can someone help me how to write to the particular register or any other method is more useful? Please advice.. 

 

Thank you 

 

Car
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-20-2010 08:22 PM
387 Views

If it works than this method is good :)

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.