Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
12748 Discussions

JTAG UART in no interrupt mode .... ie non buffered

Altera_Forum
Honored Contributor II
‎07-16-2015 10:02 PM
1,316 Views

To assist in debugging, is it possible to configure the JTAG UART vie it's device driver to run in a non buffered mode , non- interrupt ...  

This would mean that the string to stdout would be processed immediately and not posted to a buffer where it is handled in parallel with the program flow. 

This way, if the program execution hangs due to a write or read to a bad address, the printf / stdio output will be in synch with the program flow ... 

 

I know there is a device driver that tells the stdio device it can time out if no "terminal" is connected .. so it would be something like that an ioctl call ... 

 

 

 

Thanks, Bob.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.