Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

Max clock frequency

Altera_Forum
Honored Contributor II
1,245 Views

Hi 

 

We have a design which is more or less based on the Stratix II dev. kit from Altera (same memory and Ethernet chips etc) 

 

The NIOS clock freq. is set to 50.0 MHz just as in the dev. kit. 

 

What would be the upper NIOS II clock freq supported for this design?  

 

-jan
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
370 Views

Hard to say,  

 

This depends mostly on the number of peripherals connected to the Avalon bus. For every peripheral, an entrie is added to the input mux from the connected master. The larger the mux grow, the slower it gets.  

 

You can have a look at the compilation report in the timing analyzer entry. If it says for example 73.5MHz, try with 80Mc as clock source. The compiling process will do more effort then to try to meet the timing requirements.
0 Kudos
Reply